Journal article

Path-balanced logic design to realize block ciphers resistant to power and timing attacks

P De, C Mandal, U Prampalli

IEEE Transactions on Very Large Scale Integration (VLSI) Systems | Published : 2019

DOI: 10.1109/TVLSI.2019.2896377